

Preliminary



---

# User's Manual (SMDK S5PV210 Rev0.0)

Development Kit

for S5PV210

Dec 02, 2009

REV 0.0

## Important Notice

The information in this publication has been carefully checked and is believed to be entirely accurate at the time of publication. Samsung assumes no responsibility, however, for possible errors or omissions, or for any consequences resulting from the use of the information contained herein.

Samsung reserves the right to make changes in its products or product specifications with the intent to improve function or design at any time and without notice and is not required to update this documentation to reflect such changes.

This publication does not convey to a purchaser of semiconductor devices described herein any license under the patent rights of Samsung or others.

Samsung makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Samsung assume any liability arising out of the application or use of any product or circuit and specifically disclaims any and all liability, including without limitation any consequential or incidental damages.

"Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by the customer's technical experts.

Samsung products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, for other applications intended to support or sustain life, or for any other application in which the failure of the Samsung product could create a situation where personal injury or death may occur.

Should the Buyer purchase or use a Samsung product for any such unintended or unauthorized application, the Buyer shall indemnify and hold Samsung and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, expenses, and reasonable attorney fees arising out of, either directly or indirectly, any claim of personal injury or death that may be associated with such unintended or unauthorized use, even if such claim alleges that Samsung was negligent regarding the design or manufacture of said product.

### **S5PV210 RISC Microprocessor SMDK S5PV210 User's manual, Revision 0.0**

Copyright © 2008 Samsung Electronics Co.,Ltd.

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted in any form or by any means, electric or mechanical, by photocopying, recording, or otherwise, without the prior written consent of Samsung Electronics Co.,Ltd.

Samsung Electronics Co., Ltd.  
San #24 Nongseo-Dong, Giheung-Gu  
Yongin-City Gyeonggi-Do, Korea  
446-711

Home Page: <http://www.samsungsemi.com/>

E-Mail: [mobilesol.cs@samsung.com](mailto:mobilesol.cs@samsung.com)

Printed in the Republic of Korea

## Revision History

Rev. No	Description of Change	Refer to	Author(s)	Effective Date (MM/DD/YY)
0.00	- Initial Release (SMDK S5PV210 Rev0.00)		AP development	Dec, 02, 2009



SAMSUNG

## Table of Contents

1	INTRODUCTION .....	6
1.1	SYSTEM OVERVIEW.....	6
1.2	SMDK S5PV210 FEATURES.....	8
2	SMDK S5PV210 REAL VIEW .....	9
2.1	SMDK S5PV210 CPU BOARD REAL VIEW.....	9
2.2	SMDK S5PV210 BASE BOARD REAL VIEW .....	11
2.3	SMDK S5PV210 LCD BOARD REAL VIEW .....	13
3	CIRCUIT DESCRIPTION .....	13
3.1	POWER DISTRIBUTION TREE.....	13
3.2	FUNCTIONAL BLOCK DIAGRAM.....	16
4	SMDK S5PV210 SYSTEM CONFIGURATIONS.....	17
4.1	PLL CLOCK SOURCE SELECTION.....	20
4.2	BOOT MODE SELECTION .....	20
4.2.1	Switch Configuration.....	20
4.3	CONFIGURATION SWITCH DESCRIPTION IN CPU BOARD .....	21
4.3.1	CFG3: SELECTION FOR CS#4,#5 .....	21
4.3.2	J2: SELECTION for Interrupt of Ext. OneNAND .....	21
4.3.3	CFG2: Configuration of MMC slot 0 .....	22
4.3.4	CFG1: TSI I/F.....	22
4.3.5	J3: PSHOLD selection .....	22
4.3.6	JP1: JIG ON selection.....	22
4.4	CONFIGURATION SWITCH DESCRIPTION IN BASE BOARD.....	24
4.4.1	CFGB1: SROM BANK0 CHIP SELECTOR .....	24
4.4.2	CFGB2: SROM BANK1 CHIP SELECTOR .....	24
4.4.3	CFGB3: SROM BANK2 CHIP SELECTOR .....	24
4.4.4	CFGB4: SROM BANK3 CHIP SELECTOR .....	24
4.4.5	CFGB5: SROM BANK4 CHIP SELECTOR .....	25
4.4.6	CFGB6: SROM BANK5 CHIP SELECTOR .....	25
4.4.7	CF,MODEM,CAM_B,KEY,MHL,SROM ADDR SWITCHING.....	25
4.4.8	CFGB10: Audio Port .....	26
4.4.9	CFGB11: Audio Codec(WM8580) Master clock selection .....	26
4.4.10	CFGB12: Audio Device Input/Output Connection.....	27
4.4.11	CFGB13: UART/IrDA Connection .....	27
4.5	LED & SWITCH Description .....	27
4.5.1	LED description.....	27
4.5.2	Switch description .....	28
5	SMDK Daughter Board .....	29
5.1	External OneNAND .....	29
5.1.1	Real view .....	29
5.1.2	Schematic.....	29
5.2	CSI Daughter Board.....	29
5.2.1	Real view .....	29
5.2.2	Schematic.....	30
5.3	DSI Daughter Board.....	30
5.3.1	Real view .....	31
5.3.2	Schematic.....	31
6	SMDK SCHEMATIC REVISION HISTORY .....	32
7	SMDK SCHEMATIC .....	32

---

## Figure List

Figure 1 S5PV210 Functional Block Diagram .....	7
Figure 2 S5PV210 CPU BOARD TOP VIEW .....	9
Figure 3 S5PV210 CPU BOARD BOTTOM VIEW .....	10
Figure 5 S5PV210 BASE BOARD BOTTOM VIEW .....	12
Figure 6 S5PV210 LCD BOARD TOP VIEW .....	13
Figure 7 S5PV210 BASE BOARD POWER DISTRIBUTION TREE .....	14
Figure 8 S5PV210 CPU BOARD POWER DISTRIBUTION TREE .....	15
Figure 9 S5PV210 SMDK FUNCTIONAL BLOCK DIAGRAM.....	16
Figure 10 External OneNAND .....	29
Figure 11 CSI Daughter Board .....	30
Figure 12 DSI Daughter Board .....	31
Figure 13 Camera module.....	오류! 책갈피가 정의되어 있지 않습니다.

## 1 INTRODUCTION

### 1.1 SYSTEM OVERVIEW

SMDK S5PV210 ( S5PV210 Development Kit) is a platform for code development of SAMSUNG's S5PV210 16/32-bit RISC microcontroller (ARM-CORTEX A8). S5PV210 is used in hand-held devices and general applications.

The S5PV210 is a 32-bit RISC cost-effective, low power, high performance microprocessor solution for mobile phones and general applications, and integrates an ARM Cortex-A8 which implements the ARM architecture V7-A with supporting numerous peripherals.

To provide optimized Hardware (H/W) performance for the 3G and 3.5G communication services, S5PV210 adopts 64-bit internal bus architecture and includes many powerful hardware accelerators for tasks such as motion video processing, display control and scaling. Integrated Multi Format Codec (MFC) supports encoding and decoding of MPEG-1/2/4, H.263, H.264 and decoding of VC1, Divx. This Hardware accelerators support realtime video conferencing and Analog TV out, HDMI for NTSC and PAL mode

The S5PV210 has an optimized interface to external memory capable of sustaining the demanding memory bandwidths required in high-end communication services. The memory system has Flash/ ROM external memory ports for parallel access and DRAM port for high bandwidth. DRAM port can be configured to support LPDDR1(=mobile DDR), DDR2 or LPDDR2.

Flash/ROM Port supports NAND Flash, NOR-Flash, OneNAND, SRAM and ROM type external memory.

To reduce total system cost and enhance overall functionality, S5PV210 includes many hardware peripherals such as TFT 24-bit true color LCD controller, Camera Interface, MIPI DSI, CSI-2, System Manager for power management, ATA I/F, 4 UART, 24-channel DMA, 4 Timers, General I/O Ports, 3 IIS, S/PDIF, 3 IIC-BUS interface, 3 HS-SPI, USB Host 2.0, USB OTG 2.0 operating at high speed (480Mbps), 4 SD Host & High Speed Multi-Media Card Interface and 4 PLLs for clock generation.

Package on Package (POP) option with MCP is available for small form factor applications.




Figure 1 S5PV210 Functional Block Diagram

## 1.2 SMDK S5PV210 FEATURES

The SMDK S5PV210 (S5PV210 Development Kit) highlights the basic system-based hardware design which uses the S5PV210. It can evaluate the basic operations of the S5PV210 and assist in developing codes.

The features of SMDK S5PV210 include:

- Microcontroller : S5PV210 (16/32 bit RISC microcontroller, **ARM-CORTEX A8** )
- External memory
  - . AMD 8Mbit NOR Flash (Socket 1EA)
  - . SAMSUNG NAND Flash (Socket 1EA)
  - . SAMSUNG OneNAND (External Board, Optional)
  - . SAMSUNG 16Mbit SRAM 1EA
  - . Dram port 0 : SAMSUNG 4 x 1Gb DDR2 SDRAM(x8)
  - . Dram port 1 : SAMSUNG 4 x 1Gb DDR2 SDRAM(x8) or SAMSUNG 4 x 2Gb DDR2 SDRAM(x8)
- TFT LCD & Touch panel interface (External Board, default: 4.8" WVGA LMS480KF02)
- ATA interface (2 CF card sockets)
- SD/SDIO/MMC interface (3 SD Sockets)
- Digital Video & Audio : **HDMI 1.3 Video(720p) & S/PDIF 5.1 Channel Audio I/F**
- TV Out interface (**Composite**)
- USB Host , USB OTG 2.0 interface
- High Speed SPI interface
- IIS/AC97/PCM Interface : WM9713, WM8580 Audio CODEC on board
- General Camera Interface : 2 port
- MIPI Camera Interface : **MIPI-CSI2** (1Gbps/Lane Serial Communication)
- High Speed Serial MIPI Interface LCD : **MIPI-DSI** (1Gbps/Lane Serial Communication)
- Keypad interface
- Ethernet Interface : DM9000(10/100Mbps Ethernet controller) on board
- 2 port UART interface
- JTAG port
- Module Connector (M1 ~ M4)
  - . M1 (Module1): For GPS Daughter Board (UART, SPI) : Samsung GPD14B01 (SiRFSTAR III GSD3) (Optional)
  - . M2 (Module2): For Mobile TV Daughter Board (SPI, IIC) or HD Radio (SPI, IIS)
    - Mobile TV: Samsung S5P4F31 (TBD, Optional)
    - HD Radio: SiPORT SD1010 (TBD, Optional) , Samsung (TBD, Optional)
  - . M3 (Module3): For Bluetooth Daughter Board (UART, PCM for PMIC Audio Codec)
  - . M4 (Module4): For Audio Daughter Board (AC97, IIS, IIC)

## 2 SMDK S5PV210 REAL VIEW

### 2.1 SMDK S5PV210 CPU BOARD REAL VIEW




Figure 2 S5PV210 CPU BOARD TOP VIEW




Figure 3 S5PV210 CPU BOARD BOTTOM VIEW

## 2.2 SMDK S5PV210 BASE BOARD REAL VIEW




Figure 4 S5PV210 BASE BOARD TOP VIEW




Figure 5 S5PV210 BASE BOARD BOTTOM VIEW

## 2.3 SMDK S5PV210 LCD BOARD REAL VIEW




Figure 6 S5PV210 LCD BOARD TOP VIEW

## 3 CIRCUIT DESCRIPTION

The SMDK S5PV210 is designed to test S5PV210 and develop software while hardware is being developed. Figure 10 highlights the SMDK S5PV210's block diagram.

### 3.1 POWER DISTRIBUTION TREE

SMDK S5PV210 is operated by 1.1V for Internal, 1.8V for Memory and 3.3V for Input/Output pad and several peripherals. SMDK S5PV210 is supplied by 5V/3A DC Adaptor Power. The SMDK S5PV210 has distributed power plane, with power going separately to the MCU and the main power plane.




Figure 7 S5PV210 BASE BOARD POWER DISTRIBUTION TREE




Figure 8 S5PV210 CPU BOARD POWER DISTRIBUTION TREE



ELECTRONICS

## 3.2 FUNCTIONAL BLOCK DIAGRAM




Figure 9 S5PV210 SMDK FUNCTIONAL BLOCK DIAGRAM

## 4 SMDK S5PV210 SYSTEM CONFIGURATIONS

Perform the following steps to use SMDK S5PV210 board.

- **CFG** is on CPU board and **CFGB** is on Base board.
- Configuration value meaning - X: don't care, 1: ON 0: OFF

### Configuration Switch (DIP Switch)



Off(Switch Open) → On (Switch Short)

1. Select the Clock source(CFG4)

Please refer to 'PLL CLOCK SOURCE SELECTION'

2. Select the Boot Device(storage) and set Boot Mode configuration switches (CFG4)

Please refer to 'BOOT MODE SELECTION'

3. Set the CFG switch or Jumper for each booting device.

### External OneNAND

- Check If OneNAND daughter card is connected on **CON14**(on CPU board).
- Set CFG3[6:1] to X0X010. (Xm0CSn4)

CFG3					
CS5			CS4		
[6]	[5]	[4]	[3]	[2]	[1]
X	OFF	X	OFF	ON	OFF

- Set J2(on CPU board) to 1-2 SHORT.



### SD/MMC or eMMC

- Insert a Card to **HS-MMC slot0** (CON13 on CPU board).



ELECTRONICS

- Set CFG2[2:1] to X0. (to use SDMMC channel 0 of S5PV210)

CFG2	Description
[1]	OFF

### NAND Flash

- Insert a NAND Flash to **NAND socket** (U4 on Baseboard).
- Set CFGB3[2:1] to 10. (Xm0CSn2)

CFGB3	
[2]	[1]
ON	OFF

### NOR Flash

- Insert a NOR Flash to **NOR socket** (U3 on Baseboard).
- Set CFGB1[2:1] to 01. (Xm0CSn0)

CFGB1	
[2]	[1]
OFF	ON

- Set CFGB7[2:1] to 00 and CFGB8[2:1] to 11 and CFGB9[2:1] to 00. ( to use SROM Addr [16:22])

CFGB7	
[2]	[1]
OFF	OFF

CFGB8	
[2]	[1]
ON	ON

CFG9B	
[2]	[1]
OFF	OFF

4. Set CFG9B for debugging message channel .

**UART ch2** is for default debugging message channel and booting channel.(ch3 in case of EVT0)

- Connect to UART cable to **COM2**(CON15 on Base board)
- Set CFG9B[4:1] to 0001

CFG9B	[4]	[3]	[2]	[1]
UART2	OFF	OFF	OFF	ON

5. Check default Jumper setting.

<CPU Board>

- JP1~40 Short
- J4 1-2 short
- J5 1-2 short
- J8 2-3 short
- JP41 Open

<BASE Board>

- JP1 Short
- J1,J2 Open

6. Connect 5V power adapter and push the power button.

7. Check the Power LED if it is operating normally.

Refer to LED description section.

## 4.1 PLL CLOCK SOURCE SELECTION

Main input clock for the S5PV210 system can be selected by setting the XOM[0] values.

<i>Description</i>	<i>CFG4[1] , (XOM[0])</i>
24MHz X-tal Clock (XXTI)	OFF
24MHz X-tal Clock (XusbXTI)	ON ( <b>default</b> )

## 4.2 BOOT MODE SELECTION

### 4.2.1 Switch Configuration

<i>Description</i>		<i>CFG4[6:2]</i>				
<i>CFG4[6]</i>	<i>CFG4[5:2]</i>	<i>CFG4[6]</i>	<i>CFG4[5]</i>	<i>CFG4[4]</i>	<i>CFG4[3]</i>	<i>CFG4[2]</i>
I-ROM Booting sequence: Storage	eSSD	OFF	OFF	OFF	OFF	OFF
	Nand 2KB, 5cycle (Nand 8bit ECC)				ON	ON
	Nand 4KB, 5cycle (Nand 8bit ECC)			ON	OFF	OFF
	Nand 4KB, 5cycle (Nand 16bit ECC)			ON	ON	ON
	OnenandMux			OFF	OFF	OFF
	OnenandDemux			ON	OFF	ON
	SD/MMC			ON	OFF	OFF
	eMMC(4-bit)	ON	OFF	OFF	OFF	ON
	Reserved				ON	ON
	Nand 2KB, 4cycle (Nand 8bit ECC)				ON	ON
	NOR boot			OFF	OFF	OFF
	eMMC(8-bit)			ON	ON	ON
I-ROM Booting sequence:	eSSD	ON	OFF	OFF	OFF	OFF
	Nand 2KB, 5cycle					ON



ELECTRONICS

UART ->USB ->Storage	Nand 4KB, 5cycle		ON	OFF
	Nand 4KB, 5cycle (Nand 16bit ECC)			ON
	OnenandMux(Audi)			OFF
	OnenandDemux(Audi)		OFF	ON
	SD/MMC		ON	OFF
	eMMC(4-bit)		ON	ON

Note) If CFG4[6] is set to 1, It is used for debug mode that UART boot is first and USB boot is second. UART boot has some kind of error case. In case of UART error, the iROM boot sequence moves to USB boot. USB boot also has some kind of error case like UART. If USB boot is fail, boot sequence move to main storage boot.  
Please refer to iROM application note which is more detail about error case.

## 4.3 CONFIGURATION SWITCH DESCRIPTION IN CPU BOARD

### 4.3.1 CFG3: SELECTION FOR CS#4,#5

		CFG3					
Description	CS5			CS4			[1]
	[6]	[5]	[4]	[3]	[2]		
ON		External OneNand	Connect to Base CS#5		External OneNand	Connect to Base CS#4	

### 4.3.2 J2: SELECTION for Interrupt of Ext. OneNAND

J2	Description
1-2 short	Connect to ONDXL_INT0
2-3 short	Connect to ONDXL_INT1(default)

### 4.3.3 CFG2: Configuration of MMC slot 0

<i>CFG2</i>	<i>Description</i>
[1]	ON : MMC port 1 4bit Data Width OFF : MMC port 0 8bit Data Width ( <b>default</b> )
[2]	ON : HDMI I2C Buffer Disable OFF : HDMI I2C Buffer Enable

### 4.3.4 CFG1: TSI I/F

<i>CFG3</i>	<i>Description</i>
[1]	ON : TSI I/F Buffer Enable OFF : TSI I/F Buffer Disable
[2]	ON : TSI RX OFF : TSI TX

### 4.3.5 J3: PSHOLD selection

<i>J3</i>	<i>Description</i>
1-2 short	Not using PSHOLD
2-3 short	Using PSHOLD. PSHOLD should be programmed Output-HIGH during pressing the power button ,.

### 4.3.6 JP1: JIG ON selection

JIG ON is used to turn on board without pressing power button.

<i>JP1</i>	<i>Description</i>
short	Turn on system power always.
open	Turn on system power by pressing power button.

**SMDK-V210\_USER'S MANUAL\_REV 0.0**

---



## 4.4 CONFIGURATION SWITCH DESCRIPTION IN BASE BOARD

### 4.4.1 CFGB1: SROM BANK0 CHIP SELECTOR

CFGB1 component is used to select devices as SROM BUS I/F 0(B\_Xm0CSn0).

<i>Description</i>	CFGB1	
	[2]	[1]
NOR (AMD) Flash	OFF	<b>ON</b>
SRAM	<b>ON</b>	OFF

### 4.4.2 CFGB2: SROM BANK1 CHIP SELECTOR

CFGB2 component is used to select devices as SROM BUS I/F 1(B\_Xm0CSn1).

<i>Description</i>	CFGB2	
	[2]	[1]
NOR (AMD) Flash	OFF	<b>ON</b>
SRAM	<b>ON</b>	OFF

### 4.4.3 CFGB3: SROM BANK2 CHIP SELECTOR

CFGB3 component is used to select devices as SROM BUS I/F 2(B\_Xm0CSn2/NFCSn0).

<i>Description</i>	CFGB3	
	[2]	[1]
SRAM	OFF	<b>ON</b>
Nand CS 0	<b>ON</b>	OFF

### 4.4.4 CFGB4: SROM BANK3 CHIP SELECTOR

CFGB4 component is used to select devices as SROM BUS I/F 3(B\_Xm0CSn3/NFCSn1).

<i>Description</i>	CFGB4	
	[2]	[1]
SRAM	OFF	<b>ON</b>

Nand CS 1	ON	OFF
-----------	----	-----

#### 4.4.5 CFGB5: SROM BANK4 CHIP SELECTOR

CFGB5 component is used to select devices as SROM BUS I/F 4(B\_Xm0CSn4/NFCSn2).

Description	CFGB5			
	[4]	[3]	[2]	[1]
SRAM	OFF	OFF	OFF	<b>ON</b>
NAND CS 2	OFF	OFF	<b>ON</b>	OFF
External Rom Bus Connector	OFF	<b>ON</b>	OFF	OFF
Ethernet	<b>ON</b>	OFF	OFF	OFF

#### 4.4.6 CFGB6: SROM BANK5 CHIP SELECTOR

CFGB6 component is used to select devices as SROM BUS I/F 5(B\_Xm0CSn5/NFCSn3).

Description	CFGB6			
	[4]	[3]	[2]	[1]
SRAM	OFF	OFF	OFF	<b>ON</b>
NAND CS 3	OFF	OFF	<b>ON</b>	OFF
External Rom Bus Connector	OFF	<b>ON</b>	OFF	OFF
Ethernet	<b>ON</b>	OFF	OFF	OFF

#### 4.4.7 CF,MODEM,CAM\_B,KEY,MHL,SROM ADDR SWITCHING

CFGB7,8,9 component is used to switching Xmsm signals which are muxed following signals.

(CF Card I/F, Modem I/F, Camera B I/F, Keypad I/F, MHL I/F, SROM Addr[16:22] )

Description	CFGB7	CFGB8	CFGB9
-------------	-------	-------	-------

	[1]	[2]	[1]	[2]	[1]	[2]
CF Card	OFF	OFF	ON	ON	ON/OFF	OFF
SROM Addr [22:16]	OFF	OFF	ON	ON	ON/OFF	OFF
MHL I/F	OFF	ON	ON	OFF	ON/OFF	OFF
MODEM I/F	OFF	OFF	ON	OFF	ON/OFF	OFF
Camera B port	ON	OFF	OFF	OFF	ON/OFF	OFF
Keypad muxed with Xmsm signals	OFF	OFF	ON	ON	ON	ON
Keypad muxed with XEINT signals					ON	OFF

#### 4.4.8 CFGB10: Audio Port

CFGB10 component is used to select devices as Audio I/F 1,2.

<i>Description</i>	Audio2	Audio1
	[2]	[1]
OFF	SPDIF Out	AC97(WM9713)
ON	IIS/PCM(WM8580)	IIS/PCM(WM8580)

#### 4.4.9 CFGB11: Audio Codec(WM8580) Master clock selection

<i>CFGB11</i>	<i>Mater Clock source</i>
[1]	I2S0 CDCLK
[2]	I2S1,2 CDCLK
[3]	External CLK
[4]	External Voice CLK
[5]	External HDMI Audio CLK
[6]	AP CLKOUT



ELECTRONICS

#### 4.4.10 CFGB12: Audio Device Input/Output Connection

CFGB12	Description
[1] : Speaker	OFF: IIS (WM8580) ON: AC97 (WM9713)
[2] : MIC	
[3] : Line In	
[4] : WM8580	OFF: Line In ON: MIC

#### 4.4.11 CFGB13: UART/IrDA Connection

CFGB13 component is used to select COM2(CON15) Port connection.

CFGB13	[1]	[2]	[3]	[4]
UART1	OFF	X	X	X
UART2	ON	OFF	X	X
UART3	ON	ON	OFF	X
IrDA	X	X	ON	X

### 4.5 LED & SWITCH Description

#### 4.5.1 LED description

<CPU Board>

1. LED4: 5V Power(adapter) Status
  2. LED5: System power(from PMIC) Status
- 

 SAMSUNG

ELECTRONICS

3. LED3: Card Insertion status of MMC slot 0
4. LED1: Card Insertion status of MMC slot 1
5. LED2: Card Insertion status of MMC slot 2

<Base Board>

6. LED1: CF card Power status
7. LED2,3,4: Ethernet status
8. LED6: For debugging (GPH2\_4)
9. LED7: For debugging (GPH2\_5)
10. LED8: For debugging (GPH2\_6)
11. LED9: For debugging (GPH2\_7)
12. LED10: 5V Power(adapter) Status

#### **4.5.2 Switch description**

<CPU Board>

1. SW2 : Warm reset switch
2. SW3: System reset switch
3. SW1: Power On switch

<Base Board>

4. SW6 : For EINT test (XEINT4)
5. SW7 : For EINT test (XEINT31)



ELECTRONICS

## 5 SMDK Daughter Board

Each Daughter board can be connected on SMDK connector.

### 5.1 External OneNAND

External OneNAND can be mounted on **CON14**.

#### 5.1.1 Real view




Figure 10 External OneNAND

#### 5.1.2 Schematic

 EXTERNAL\_ONE  
NAND.pdf

### 5.2 CSI Daughter Board

CSI Daughter Board can be mounted on **CON2**.

#### 5.2.1 Real view




Figure 11 CSI Daughter Board

### 5.2.2 Schematic

CSI\_daughter\_BO  
ARD.pdf

### 5.3 DSI Daughter Board

DSI Daughter Board can be mounted on **CON1**.

### 5.3.1 Real view




Figure 12 DSI Daughter Board

### 5.3.2 Schematic

 MIPI-LCM&LAN\_  
BD\_SCHEMATIC\_f



ELECTRONICS

## 6 SMDK SCHEMATIC REVISION HISTORY

This document contains information of corrected points on the schematic of SMDK S5PV210.

Boards	Page	Contents	Corrected points (ECN)
CPU Board			
Base Board			
LCD Board			

## 7 SMDK SCHEMATIC

There are 3 parts of SMDK Schematic.

1. CPU & Base Board Rev0.1
2. LCD Board Rev0.1




ELECTRONICS


# SMDK\_S5PV210\_CPU B'd (S5PV210 Evaluation Board) Schematics

Revision	Date	Description
Rev 0.0	2009. 09	Preliminary Version

Table of Contents		Part Reference
Page	Function	<Component><Number>
01	Revision History	U : Component or Regulator IC
02	S5PV210 (SYS&Connectivity)/ Boot Option	C : Capacitor
03	S5PV210 (MCP & SROM Memory)	CB : Capacitor Bypass
04	S5PV210 (Media)	CT : Capacitor Tantal
05	S5PV210 (Gen_Power)	CTB : Capacitor Tantal Bypass
06	XM1 DDR2(1Gbit *2) #0,1	J : Jumper
07	XM1 DDR2(1Gbit *2) #2,3	JB : CPU To Base connector
08	XM2 DDR2(1Gbit *2) #0,1	JP : Jumper Power
09	XM1 DDR2(1Gbit *2) #2,3	R : Resistor
10	Power Jumper shunt	RA : Resistor Array
11	Power (DC jack & Regulator)	RP : Resistor Power
12	Reset/ Clock Source/ JTAG	VR : Variable Resistor
13	Power (PMIC)	L : Inductor
14	Memory (SROM EBI IF)	FB : Ferrite Bead
15	OneNAND / LCD I/F(NonMIPI)	OSC : Oscillator
16	MMC #0	X : X-tal (Crystal)
17	MMC #1/#2/ HS-SPI	Q : Transistor or FET
18	Camera A-Port I/F	D : Diode
19	HDMI/ MIPI-CSI/ MIPI-HSI/ USB	ZD : Zener Diode
20	MIPI-DSI	LED : LED Diode
21	B2B Connector(CPU)	SW : SWitch Tact/Push
		CON : CONnector
		CFG : ConFiGure switch (DIP/Slide)
		TP : Test Point (SMD)
		TPH : Test Point Hole (Through Hole)
		MTH: Mount Through Hole
		MOD : MODule Interface connector



## BootingMode Option Selection



\* OM can be tied VDD or GND directly.

	OM[5]	OM[4:1]	OM[0]	Storage
0: Storage	0 0 0 0	0 0 0 1	0 0 1 0	NAND 512B-4cycle
1: USB->UART->Storage	0 1 0 0	0 1 0 1	0 0 1 1	NAND 2KB-5cycle
	0 1 1 0	0 1 1 1	0 1 1 0	NAND 4KB-5cycle 8-ECC
	0 1 1 1	0 1 1 1	0 1 1 1	NAND 4KB-5cycle 16-ECC
	1 0 0 0	1 0 0 1	1 0 1 0	OneNAND Mux(Audi)
	1 0 0 1	1 0 1 0	1 0 1 1	OneNAND DeMux(Audi)
	1 0 1 0	1 0 1 1	1 0 1 1	SD/MMC
	1 0 1 1	1 0 1 1	1 0 1 1	eMMC(4bit)
0: Storage	1 0 0 0	1 0 0 1	1 0 1 0	Reserved
	1 0 0 1	1 0 1 0	1 0 1 0	NAND 2KByte Page, 4cycle
	1 0 1 0	1 0 1 1	1 0 1 1	iROM NOR boot
	1 0 1 1	1 0 1 1	1 0 1 1	eMMC(8bit)

<I2C pull-up resistor>  
For High speed - 1Kohm  
For HDMI - 1.8Kohm



596 Pin  
FCFBGA


SAMSUNG ELECTRONICS CO., LTD

Title SMDK\_S5PV210\_Chipset Board (Evaluation Board)

Size A3 Document Number SSPV210 (S5P&Connectivity)/ Boot Option

Rev 0.0

Date Monday, October 26, 2009 Sheet 2 of 21






SAMSUNG ELECTRONICS CO., LTD


Title SMDK\_S5PV210\_CPU Board (Evaluation Board)

Size A3	Document Number S5PV210 (DDR2 & SROM Memory)	Rev 0.0
---------	--	---------

Date: Monday, October 26, 2009 Sheet 3 of 21










**XM1 DDR2(For 1Gbit x8)**


SAMSUNG ELECTRONICS CO., LTD	
Title	
SMDK_S5PV210_POP CPU Board (Evaluation Board)	
Size	Document Number
A3	DDR2(1Gbit*4) XM1 #1,2
Date:	Monday, October 26, 2009
Rev	0.0
Sheet	6 of 21






**XM2 DDR2(For 2Gbit x8)**

SAMSUNG ELECTRONICS CO., LTD	
Title SMDK_S5PV210_CPU Board (Evaluation Board)	
Size A3	Document Number DDR2(2Gb)*4 XM2 #0,1
Rev 0.0	
Date: Monday, October 26, 2009	Sheet 8 of 21




**XM2 DDR2(For 2Gbit x8)**


SAMSUNG ELECTRONICS CO., LTD	
Title SMDK_S5PV210_POP CPU Board (Evaluation Board)	
Size A3	Document Number DDR2(2Gb)*4 XM2 #2,3
Date: Monday, October 26, 2009	Rev. 0.0




$V_{out} = 0.6(1 + R_1/R_2)$   
 $R_1 = R_2(V_{out}/0.6V - 1)$



(1.8V)  
 $V_{out} = 1.8V @ 2.0A$




(1.1V)  
 $V_{out} = 0.2(1 + R_2/R_1) - I_{adj}(R_2)$





(3.3V)  
 $V_{out} = 0.6(1 + R_2/R_1)$   
 $R_2 = R_1(V_{out}/0.6V - 1)$

2009.10.20. REV0.1 Change



(1.8V)  
 $V_{out} = 1.25(1 + R_1/R_2)$   
 $R_1 = R_2(V_{out}/1.25V - 1)$




<Silk>

5V/3A

F1  
 MicroSMD150-2  
 (1.5A, SMD, Poly Switch)

JACK1

POWER JACK (DC-JACK, DC-003)



U43  
 $V_{out} = 5V$




SAMSUNG ELECTRONICS CO., LTD

Title: SMDK\_S5PV210\_CPU Board (Evaluation Board)

Size: A3 Document Number: Power(DCjack&Regulator)  
 Rev: 0.0



Date: Monday, October 26, 2009


Sheet 11 of 21





## Reset Circuitry

SAMSUNG ELECTRONICS CO., LTD.		
Title		
Size A3 Document Number Rev. 0.0		
Date: Monday, October 26, 2009	Sheet 12 of 21	









# TFT LCD FPC Cable Interface (MODULE Board)




SAMSUNG ELECTRONICS CO., LTD		
Title		
SMDK_S5PV210_CPU Board (Evaluation Board)		
Size	Document Number	Rev
A3	OneNAND / LCD I/F(NonMIPI)	0.0
Date:	Monday, October 26, 2009	Sheet 15 of 21









# HS-MMC Slot 1





## Camera A I/F




## Power for CAM









SAMSUNG ELECTRONICS CO., LTD

Title SMDK\_SSPV210\_CPU Board (Evaluation Board)

Size A3 Document Number B2B Connector(CPU)

Rev 0.0

Date: Monday, October 26, 2009


Sheet 21 of 21

# SMDK\_S5PC110\_Base B'd (S5PC110 Evaluation Board) Schematics


Revision	Date	Description
Rev 0.0	2009. 04.	Preliminary Version
Rev 0.1	2009. 08.	

Table of Contents		Part Reference
Page	Function	<Component><Number>
01	Revision History	U : Component or Regulator IC
02	B2B Connector&power(Base Board)	C : Capacitor
03	NOR/NAND/SRAM/ChipSel	CB : Capacitor Bypass
04	CF Modem Key signal swiching	CT : Capacitor Tantal
05	Compact Flash Socket	CTB : Capacitor Tantal Bypass
06	Ext.ROM Bus/ Host_Modem IF	J : Jumper
07	Camera B-Port Interface	JB : CPU To Base connector
08	Audio Switch	JP : Jumper Power
09	Audio(WM9713_AC97)	R : Resistor
10	Audio(WM8580_IIS_5.1CH)	RA : Resistor Array
11	SPDIF OUT / IIC EEPROM Interface	RP : Resistor Power
12	Audio Jack	VR : Variable Resistor
13	External Keypad	L : Inductor
14	UART/ IrDA	FB : Ferrite Bead
15	Ethernet 100Mbp(LAN9115)	OSC : Oscillator
16.	Module Connector1_2	X : X-tal (Crystal)
17	Module Connector3_4	Q : Transistor or FET
18	TV Interface/PWM/EINT/LED	D : Diode
19	RMB board interface(for SMDK b'd test)	ZD : Zener Diode
		LED : LED Diode
		SW : SWitch Tact/Push
		CON : CONnector
		CFGB : ConFiGure switch on
		Baseb'd(DIP/Slide)
		TP : Test Point (SMD)
		TPH : Test Point Hole (Through Hole)
		MTH: Mount Through Hole
		M (MOD) : MODule Interface connector

SAMSUNG ELECTRONICS CO., LTD		
Title SMDK_S5PC110_Base Board (S5PC110 Evaluation Board)		
Size A3	Document Number Revision History	Rev 0.1
Date: Thursday, October 01, 2009	Sheet 1	of 19




## AMD NOR-Flash Memory (SOCKET)




ADDR for SRAM is using byte base addressing




## SRAM Memory



## Samsung NAND-Flash memory (SOCKET)



<Silk>  
NAND



<Silk>


CFGB1:nCS0	CFGB2:nCS1
[2]	SRAM
[1]	NOR
CFGB3:nCS2	
[2]	NAND CS0
[1]	SRAM
CFGB4:nCS3	
[2]	NAND CS1
[1]	SRAM
CFGB6:nCS5	
[4]	Ethernet
[3]	External
[2]	NAND CS2
[1]	SRAM


SAMSUNG ELECTRONICS CO., LTD

Title SMDK\_S5PC110\_Base Board (S5PC110 Evaluation Board)

Size A3 Document Number NOR/NAND/SRAM/xD Card/Chip Selection Rev 0.1

Date Thursday, October 01, 2009 Sheet 3 of 19







SAMSUNG ELECTRONICS CO., LTD

Title SMDK\_S5PC110\_Base Board (S5PC110 Evaluation Board)





Size A3	Document Number Compact Flash Card Socket
---------	---


Date: Thursday, October 01, 2009 Sheet 5 of 19 Rev. 0.1




SAMSUNG ELECTRONICS CO., LTD	
Title SMDK_S5PC110 Base Board (SSPC110 Evaluation Board)	
Size A3	Document Number Rev. 0.1
Date: Thursday, October 01, 2009	Sheet 6 of 19

# CAM B








#### **Audio(WM9713 AC97)**

<b>SAMSUNG ELECTRONICS CO., LTD</b>			
Title SMDK_S5PC110_Base Board (S5PC110 Evaluation Board)			
<b>Size</b>	Document Number	<b>Rev</b>	
A3	Audio(WM9713_AC97)	0.1	
Date:	Thursday, October 01, 2009	Sheet	9 of 19

## Audio(WM8580\_PCM/IIS & 5.1CH)

Manufacturer : Golledge  
Description : SM Crystal 12pF  
Package : RC49-4H SMD  
(12.9 x 4.8 x 4.3 mm)



[11] SPDIFIN\_WM8580 >>

[2.6] T\_Xi2sLRCK0/PCM\_FSYNC2  
[2.6] T\_Xi2sSCLK0/PCM\_SCLK2  
[2.6] T\_Xi2sSD00\_0/PCM\_SOUT2  
[2.6] T\_Xi2sSD00\_1  
[2] T\_Xi2sSD00\_2

[2] T\_Xi2sSDIO/PCM\_SIN2

[2.6,7,11,16,17] Xi2cSDA0

[2.6,7,11,16,17] Xi2cSCL0

VDD\_AUD o R107 0

IIC slave

addr = 0x36 (W)

C42 NC

R247 0

R238 0

R239 0

R240 0

R241 0

R242 0

R243 0

R244 0

R245 0

R246 0

R247 0

R248 0

R249 0

R250 0

MUTE

R109 A2-2PA-2.54DSA

NC

R109 0

A2-2PA-2.54DSA

NC

R110 0

C17 1uF

R111 0

C18 1uF

R112 0

C19 1uF

R113 0

C20 1uF

R114 0

C21 1uF

R115 0

C22 1uF

R116 0

C23 1uF

R117 0

C24 1uF

R118 0

C25 1uF

R119 0

C26 1uF

R120 0

C27 1uF

R121 0

C28 1uF

R122 0

C29 1uF

R123 0

C30 1uF

R124 0

C31 1uF

R125 0

C32 1uF

R126 0

C33 1uF

R127 0

C34 1uF

R128 0

C35 1uF

R129 0

C36 1uF

R130 0

C37 1uF

R131 0

C38 1uF

R132 0

C39 1uF

R133 0

C40 1uF

R134 0

C41 100pF

R135 0

C42 100pF

R136 0

C43 100pF

R137 0

C44 100pF

R138 0

C45 100pF

R139 0

C46 100pF

R140 0

C47 100pF

R141 0

C48 100pF

R142 0

C49 100pF

R143 0

C50 100pF

R144 0

C51 100pF

R145 0

C52 100pF

R146 0

C53 100pF

R147 0

C54 100pF

R148 0

C55 100pF

R149 0

C56 100pF

R150 0

C57 100pF

R151 0

C58 100pF

R152 0

C59 100pF

R153 0

C60 100pF

R154 0

C61 100pF

R155 0

C62 100pF

R156 0

C63 100pF

R157 0

C64 100pF

R158 0

C65 100pF

R159 0

C66 100pF

R160 0

C67 100pF

R161 0

C68 100pF

R162 0

C69 100pF

R163 0

C70 100pF

R164 0

C71 100pF

R165 0

C72 100pF

R166 0

C73 100pF

R167 0

C74 100pF

R168 0

C75 100pF

R169 0

C76 100pF

R170 0

C77 100pF

R171 0

C78 100pF

R172 0

C79 100pF

R173 0

C80 100pF

R174 0

C81 100pF

R175 0

C82 100pF

R176 0

C83 100pF

R177 0

C84 100pF

R178 0

C85 100pF

R179 0

C86 100pF

R180 0

C87 100pF

R181 0

C88 100pF

R182 0

C89 100pF

R183 0

C90 100pF

R184 0

C91 100pF

R185 0

C92 100pF

R186 0

C93 100pF

R187 0

C94 100pF

R188 0

C95 100pF

R189 0

C96 100pF

R190 0

C97 100pF

R191 0

C98 100pF

R192 0

C99 100pF

R193 0

C100 100pF

R194 0

C101 100pF

R195 0

C102 100pF

R196 0

C103 100pF

R197 0

C104 100pF

R198 0

C105 100pF

R199 0

C106 100pF

R200 0

C107 100pF

R201 0

C108 100pF

R202 0

C109 100pF

R203 0

C110 100pF

R204 0

C111 100pF

R205 0

C112 100pF

R206 0

C113 100pF

R207 0

C114 100pF

R208 0

C115 100pF

R209 0

C116 100pF

R210 0

C117 100pF

R211 0

C118 100pF

R212 0

C119 100pF

R213 0

C120 100pF

R214 0

C121 100pF

R215 0

C122 100pF

R216 0

C123 100pF

R217 0

C124 100pF

R218 0

C125 100pF

R219 0

C126 100pF

R220 0

C127 100pF

R221 0

C128 100pF

R222 0

C129 100pF

R223 0

C130 100pF

5

4

3

2

1

D

D

C


C

B


B

A

A



### S/PDIF Audio Out



SAMSUNG ELECTRONICS CO., LTD		
Title SMDK_S5PC110_Base Board (S5PC110 Evaluation Board)		
Size A3	Document Number SPDIF Out / IIC EEPROM	Rev 0.1
Date: Thursday, October 01, 2009	Sheet 11	of 19




5

4



3

2

1




<Silk>	
CFGB12: Audio Connector	Selector
[1] : Speaker	Off: WM8580(IIS)
[2] : Mic	On: WM9713(AC97)
[3] : LineIn	
[4] : 8580 sel	Off: LINEIN On: MIC




SAMSUNG ELECTRONICS CO., LTD  
 Title SMDK\_S5PC110\_Base Board (S5PC110 Evaluation Board)

Size A3	Document Number Audio Jack	Rev 0.1
Date: Thursday, October 01, 2009	Sheet 12 of 19	




# UART / IrDA Interface


<Silk>				
CFGB13:COM2	PIN1	PIN2	PIN3	PIN4
UART1	OFF	X	X	OFF
UART2	ON	OFF	X	OFF
UART3	ON	ON	OFF	OFF
IrDA(U2)	X	X	ON	OFF



UART2




UART3





S - L : B1 port,  
H : B2 port  
OE - L : Output enable  
H : all disconnect

## U25 MAX3243CAI




<Silk>  
COM1 port  
UART0 Only

CON14




<Silk>  
COM2 port  
UART1/2/3


CON15




UART Header  
for High  
speed Test




IrDA



CON22







CON16



<Silk>

UART Header







# Mobile TV (SPI1, IIC) HD Radio (SPI1, IIS for Module 4) MODULE 2

SAMSUNG ELECTRONICS CO., LTD.

Title SMDK\_S5PC110\_Beast Board (S5PC110 Evaluation Board)

Size	Document Number	Rev
------	-----------------	-----

A3 Module Connector1&2 0.1









SAMSUNG ELECTRONICS CO., LTD

Title SMDK\_S5PC110\_Base Board (S5PC110 Evaluation Board)

Size A3	Document Number Module Connector3&4	Rev 0.1
---------	-------------------------------------	---------

Date: Thursday, October 01, 2009 Sheet 17 of 19





SAMSUNG ELECTRONICS CO., LTD

Title SMDK\_S5PC110\_Base Board (S5PC110 Evaluation Board)

Size A3 Document Number  
A3 TV Interface/ PWM/ LED/ EINT

Rev 0.1

Date: Thursday, October 01, 2009 Sheet 18 of 19



#### For RMB Board VF Connector

<b>SAMSUNG ELECTRONICS CO., LTD</b>		
<b>Title</b>	SMDK_S5PC110_Base Board (S5PC110 Evaluation Board)	
<b>Size B</b>	Document Number RMB b'd IF(for SMDK b'd test)	<b>Rev</b> 0.1
<b>Date:</b>	Thursday, October 01, 2009	<b>Sheet</b> 19 <b>of</b> 19

# SMDK\_S5PC110\_LCD B'd (S5PC110 Evaluation Board) Schematics


Revision	Date	Description
Rev 0.0	2009. 05.12	Preliminary Version
Rev 0.1		
Rev 0.2		

Table of Contents		Part Reference
Page	Function	
01	Revision History	<Component><Number>
02	Connector To SMDK	U : Component or Regulator IC
03	4.8" WVGA(800 X 480) & BL	C : Capacitor
04	3.1" WVGA(480 X 800)	CB : Capacitor Bypass
		CT : Capacitor Tantal
		CTB : Capacitor Tantal Bypass
		J : Jumper
		JB : CPU To Base connector
		JP : Jumper Power
		R : Resistor
		RA : Resistor Array
		RP : Resistor Power
		VR : Variable Resistor
		L : Inductor
		FB : Ferrite Bead
		OSC : Oscillator
		X : X-tal (Crystal)
		Q : Transistor or FET
		D : Diode
		ZD : Zener Diode
		LED : LED Diode
		SW : SWitch Tact/Push
		CON : CONnector
		CFG : ConFiGure switch (DIP/Slide)
		TP : Test Point (SMD)
		TPH : Test Point Hole (Through Hole)
		MTH: Mount Through Hole
		M (MOD) : MODule Interface connector

Title		
SMDK_S5PC110 LCD Board (S5PC110 Evaluation Board)		
Size A3	Document Number Revision History	Rev 0.1
Date: Thursday, October 01, 2009	Sheet 1	of 4

# TFT LCD FPC Cable Interface



## From SMDK



SAMSUNG ELECTRONICS CO., LTD		
Title		SMDK_S5PC110 LCD Board (S5PC110 Evaluation Board)
Size	Document Number	Rev
A3	Connector to SMDK	0.1


Date: Thursday, October 01, 2009 Sheet 2 of 4

## RGB(24Bit) Parallel Interface



4.8inch WVGA(800x480)  
LMS480KF02

SAMSUNG ELECTRONICS CO., LTD	
Title SMDK_S5PC110 LCD Board (S5PC110 Evaluation Board)	
Size A3	Document Number 4.8inch WVGA(800x480)
Date: Thursday, October 01, 2009	Sheet 3 of 4
Rev 0.1	





SAMSUNG ELECTRONICS CO., LTD


Title: SMDK\_S5PC110 LCD Board (S5PC110 Evaluation Board)


Size: A3	Document Number: Portrait WVGA(800x480)	Rev: 0.1
----------	---	----------

Date: Thursday, October 01, 2009 Sheet 4 of 4











SAMSUNG ELECTRONICS CO., LTD	
Title SMDK2443 Evaluation Board	
Size A3	Document Number Ext. Mux OneNAND
Rev Pre	
Date: Wednesday, August 02, 2006	Sheet E2 of 1




XmipiCLK\_RX\_N,  
XmipiCLK\_RX\_P,  
XmipiSDN0,  
XmipiSDP0,  
XmipiSDP1,  
XmipiSDN1  
위 signal은 직선으로 연결  
(500Mhz differential  
signal)





## CON1

Be placed TPs on  
each lines. Not  
make stub.





## TP



## POWER

## PROBE



SAMSUNG ELECTRONICS CO., LTD	
Title SMDK_S5PC110_4EA Board (Daughter Board)	
Size A3	Document Number
Date: Thursday, May 21, 2009	Rev 0.0

SAMSUNG ELECTRONICS CO., LTD

Title SMDK\_S5PC110\_4EA Board (Daughter Board)

Size A3 Document Number

Date: Thursday, May 21, 2009 Rev 0.0






Sheet 1 of 1

# MIPI-LCM&LAN Module B'd Schematics (for SMDK6440)


Revision	Date	Description
Rev 0.0	2009.03.06 (2009.02.17)	First Version

Table of Contents		Part Reference
Page	Function	<Component><Number>
01	Revision History	<Component><Number>
02	MIPI-LCM	U : Component or Regulator IC
03	LAN DM9000	C : Capacitor
		CB : Capacitor Bypass
		CT : Capacitor Tantal
		CTB : Capacitor Tantal Bypass
		CP : Capacitor return Path on power plane
		J : Jumper
		JB : CPU or Base connector
		JP : Jumper Power
		R : Resistor
		RA : Resistor Array
		RP : Resistor Power
		VR : Variable Resistor
		L : Inductor
		FB : Ferrite Bead
		OSC : Oscillator
		X : X-tal (Crystal)
		Q : Transistor or FET
		D : Diode
		ZD : Zener Diode
		LED : LED Diode
		SW : SWitch Tact/Push
		CON : CONnector
		CFG : ConFiGure switch (DIP/Slide)
		<Component><Number>
		TP : Test Point (SMD)
		TPH : Test Point Hole (Through Hole)
		MTH: Mount Through Hole
		MOD : MODule Interface connector



SAMSUNG ELECTRONICS CO., LTD		
Title MIPI-LCM&LAN Module B'd (for SMDK6440)		
Size A3	Document Number Revision History	Rev 0.0
Date: Friday, March 06, 2009 Sheet 1 of 3		



<b>SAMSUNG ELECTRONICS CO.,LTD</b>	
Title <b>MIPI-LCM&amp;LAN Module B'd (for SMDK6440)</b>	
Size A3	Document Number <b>MIPI-LCM</b>
Rev 0.0	
Date: Friday, March 06, 2009	Sheet 2 of 3



\* Note :  
1. Use decal on SMDK6410 Base board.  
2. Placement on Bottom Side.



**SAMSUNG ELECTRONICS CO.,LTD**  
**MIPI-LCM&LAN Module B'd (for SMDK6440)**  
Title LAN DM9000  
Size A3 Document Number Rev 0.0  
Date: Tuesday, February 17, 2009 Sheet 3 of 3

SW?	ON	OFF
1	Use EEPROM	Not Use EEPROM
2	8-bit Mode	16-bit Mode

